





BOOLEAN ALGEBRA







$$\begin{array}{ll} 5a. x \cdot 0 = 0 & 5b. x + 1 = 1 \\ 6a. x \cdot 1 = x & 6b. x + 0 = x \\ 7a. x \cdot x = x & 7b. x + x = x \\ 8a. x \cdot \bar{x} = 0 & 8b. x + \bar{x} = 1 \\ 9. \bar{\bar{x}} = x & \end{array}$$

- 10a. $x \cdot y = y \cdot x$ 10b. $x + y = y + x$ commutative
 11a. $x \cdot (y \cdot z) = (x \cdot y) \cdot z$ 11b. $x + (y + z) = (x + y) + z$
 12a. $x \cdot (y + z) = x \cdot y + x \cdot z$ 12b. $x + y \cdot z = (x + y) \cdot (x + z)$ associative
 13a. $x + x \cdot y = x$ 13b. $x \cdot (x + y) = x$ absorption
 14a. $x \cdot y + x \cdot \bar{y} = x$ 14b. $(x + y) \cdot (x + \bar{y}) = x$ combining
 15a. $\bar{x} \cdot \bar{y} = \bar{x} + \bar{y}$ 15b. $\bar{x} + \bar{y} = \bar{x} \cdot \bar{y}$ DeMorgan's
 16a. $x + \bar{x} \cdot y = x + y$ 16b. $x \cdot (\bar{x} + y) = x \cdot y$ covering
 17a. $xy + yz + \bar{x}z = xy + \bar{x}z$ 17b. $(x + y)(y + z)(\bar{x} + z) = (x + y)(\bar{x} + z)$

ADDERS




OTHER FLIP FLOPS AND REGISTERS




\sim	1's complement
&	Bitwise AND
	Bitwise OR
\wedge	Bitwise XOR
$\sim \wedge$ or $\wedge \sim$	Bitwise XNOR
Shift	>> Right shift
	<< Left shift
Concatenation	{,}
Replication	{...}
Conditional	?: Conditional

GATES AND LATCHES




BASIC (SR) LATCH




CAUTION: When S = R = 1 then S = R = 0, oscillation occurs


GATED SR LATCH




GATED D LATCH / D FLIP FLOP



NEG EDGE TRIGGERED D FLIP FLOP



POS EDGE TRIGGERED D FLIP FLOP



mux2to1

```
module mux2to1(x, y, s, m);
    input x; //select 0
    input y; //select 1
    input s; //select signal
    output m; //output

    //assign m = s & y | ~s & x;
    // OR
    assign m = s ? y : x;
endmodule
```

function select

```
module FunctionSelect(input [3:0] X, Y,
    input [2:0] Sel,           output reg [3:0]
    Fout);
    wire [3:0] w1, w2;
    ModA U1(.X(X), .Y(Y), .ModAout(w1));
    ModB U2(.X(X), .Y(Y), .ModBout(w2));
    always @(*)
        case (Sel)
            3'b000: Fout = w1;
            3'b001: Fout = ~X;
            3'b010: Fout = {X[3:2], Y[1:0]};
            3'b011: Fout = w2;
            3'b100: Fout = ~(X & Y);
            default: Fout = 3'b000;
        endcase // case (Sel)
endmodule // FunctionSelect
```

shift register

```
module ShiftReg(
    input [3:0] D,
    input Clock,
    Resetn,
    Loadn,
    output SerialOut);
    reg [3:0] Q;

    always @(posedge Clock)
        if (!Resetn)
            Q <= 0;
        else if (!Loadn)
            Q <= D;
        else begin
            Q[0] <= 1'b1;
            Q[1] <= Q[0];
            Q[2] <= Q[1];
            Q[3] <= Q[2];
        end
        assign SerialOut = Q[3];
endmodule
```

add 8

```
module add8(
    input [7:0] A,
    input [7:0] B,
    output [7:0] Sum,
    output Cout);
    assign (Cout, Sum) = A+B;
endmodule
```

4 bit register

```
module reg4bit (D, Clock, Resetb,
    Enable, Q);
    input [3:0] D;
    input Clock, Resetb, Enable;
    output reg [3:0] Q;

    always @(posedge Clock)
        if (!Resetb)
            Q <= 0;
        else if (Enable)
            Q <= D;
endmodule
```

3 bit add

```
module adder(A, B, S, cin,
    cout);
    input [2:0] A, B;
    input cin;
    output [2:0] Sum;
    output cout;

    wire [1:0] f_cout;

    full_adder F0(
        .ci(cin),
        .a(A[0]),
        .b(B[0]),
        .s(S[0]),
        .co(f_cout[0])
    );
    full_adder F0(
        .ci(f_cout[0]),
        .a(A[1]),
        .b(B[1]),
        .s(S[1]),
        .co(f_cout[0])
    );

    full_adder F0(
        .ci(f_cout[1]),
        .a(A[2]),
        .b(B[2]),
        .s(S[2]),
        .co(f_cout[0])
    );
endmodule
```

.do

```
vlib work
vlog mux.v
vsim mux
log {/*}
add wave /*/
#signal names need to be in {} brackets
force {SW[0]} 0
force {SW[1]} 0
force {SW[9]} 0
run 10ns
```