UNIVERSITY OF TORONTO FACULTY OF APPLIED SCIENCE AND ENGINEERING

ECE253F – Digital and Computer Systems Final Examination

December 12, 2019 2:00pm - 4:30pm Duration: 150 minutes

Examiners: Profs. N. Enright Jerger and J. Anderson

Exam Type D: Examiner specified aids: One single sheet of letter size paper (8.5 x 11 inch), both sides may be used.

Calculator Type 4: No calculators or other electronic devices are allowed.

All questions are to be answered on the examination paper. There is one extra page at the end and you may use the back of a page. If you use more than the given space, please direct the marker to the appropriate page and indicate clearly on that page which question(s) you are answering there. It is your responsibility to make sure the marker can find your solution.

The number of marks for each question are indicated.

The examination has **18 pages**, including this one.

Last Name: _____ First Name: _____

Student Number: ______ UTORID: _____

This page is only for marking purposes.

MA	RKS
----	-----

1	2	3	4	5	6	7	8	9	10	Total
/6	/4	/6	/6	/9	/12	/7	/8	/16	/10	/84

Question 1 [6 Marks]

Fill in the following table with the appropriate number conversions:

8-bit 2's complement	decimal	hexadecimal
11001110	- 50	CE
((000111	-57	C7
BLOLIOII	9 (5B


I mark each

Question 2 [4 Marks]

Consider the following ARM assembly language program:

```
.text
.global _start
_start:
    LDR R1,=LIST
    MOV R2, \#0x0
    MOV R4,R2
LOOP:
    ADD R5, R1, R2
    LDR R3, [R5]
    ADD R4, R4, R3
    CMP R3, \#0
    BEQ END
    BLT END
    ADD R2,R2,\#0x4
    B LOOP
END:
    B END
LIST:
    .word 5,8,9,-2,6,-1,0
.end
```

State the values stored in registers R2, R3 and R4 after the execution of the program (i.e. when the program reaches the "END: B END" instruction).



Question 3 [6 Marks]

mart scheme in red.

Consider the following state table for an FSM with input w and output z.

Curr	Next State		Output
State	w=0	w=1	Z
А	F	В	0
В	Е	Н	1
С	А	А	0
D	F	А	0
Е	А	A	0
F	С	G	1
G	D	F	1
Н	D	В	1

Use state minimization to determine which states are equivalent to other states. List the sets of states that are equivalent to each other. Show your work for full marks.

$$P_{n} = (ABCD \in FGH)$$

$$P_{1} = (ACDE) (BFGH) // diffoutput 2$$

$$ACOE = (FAFA) (BFGH) // diffoutput 2$$

$$ACOE = (FAFA) (BFGH) (BFGH) (FGFB)$$

$$W = 1 \Rightarrow (BAAA) (BFGH) (FFG) (FGFB)$$

$$P_{2} = (A)(D)(CE) (BFGH) (FFG) (FFG) (FFG))$$

$$CE = 0 \Rightarrow (AA) (BFGH) (FGFB) (FGFB)$$

$$P_{3} = (A)(D) (CE) (BF) (GH) (FFGFB)$$

$$P_{3} = (A)(D) (CE) (BF) (GH) (BFGFB)$$

$$P_{3} = (A)(D) (CE) (BF) (GH) (BFGFB)$$


$$F_{3} = (A)(D) (CE) (BF) (GH) (BFGFB)$$

$$V = 1 \Rightarrow (FFB) (FFB) (FFB) (FFB) (FFB)$$

$$V = 1 \Rightarrow (FFB) (FFB$$

Question 4 [6 Marks]

Consider the following circuit having inverters and D-type flip-flops.



omponent	aciay
t_{inv}	1.5ns
t_{cQ}	1ns
t_{su}	0.5ns
t_{hold}	1.2ns

b)

a) [2 marks] What is the minimum clock period for the circuit? Show your work for full marks.

Thin = 3 tin +
$$t_{cQ} + t_{su}$$


= 4.5 $t_{l} + 0, S = 6ns$
[2 marks] Is there a hold-time violation? Show your work for full marks.
 $l_{a(tost path)}$
 $Q_{o} \sim Q_{l} \implies t_{cQ} + t_{inv} = 1 + 1.5 = t_{hold}$
 $Q_{o} \sim Q_{l} \implies t_{cQ} + t_{inv} = 2.5ns = t_{hold}$
 $0.5 = 0.5$

c) [2 marks] Assume the clock arrival time at FF0 can be delayed (i.e., it is possible to introduce clock skew), by how much should it be delayed to minimize the clock period of the circuit? State the new minimum clock period for the circuit. Show your work for full marks.

Question 5 [9 Marks]


Consider the Verilog code for special type of counter, called a Johnson counter.

a) [3 marks] Show the circuit schematic that corresponds to the functionality described in the Verilog. Use any gates and flip-flops you may need.



Question 5 continued ...


b) [3 marks] Assume that resetn = 1, and that at the 0^{th} clock cycle, $Q_2Q_1Q_0 = 000$, i.e. each flip-flop stores a 0. Show the counter values over the next 6 clock cycles.



c) [3 marks] If the three assignment statements in the *always* block are changed from *non-blocking* into *blocking* assignments as follows:

Q[2] = ~Q[0]; Q[1] = Q[2];Q[0] = Q[1];

Show the circuit schematic corresponding to the modified Verilog that uses blocking assignments.



Question 6 [12 Marks]

Write an ARM assembly language program that displays a 10-bit binary value on the red LEDs on the DE1-SoC board. The value should initially be 512 (0b100000000). When KEY_3 is pressed, an interrupt should be generated and cause the displayed value to *decrease* by 1. When KEY_0 is pressed, an interrupt should be generated should be generated and cause the displayed value to *increase* by 1. If the displayed value is 0, pressing KEY_3 should produce no effect; likewise, if the displayed value is 1023 (0b11111111), pressing KEY_0 should produce no effect. The memory-mapped locations for the *KEYS* and *LEDR* are shown below. The IRQ ID for the *KEYS* is 73. The mode-code for supervisor mode is (0b10011); the code for IRQ mode is (0b10010). Bits 4-0 of the CPSR contain the mode; bit 7 is the IRQ mask bit.



a) [4 marks] Write the code to enable interrupts for the *KEYS*, to set up SP for the relevant ARM modes, to enable interrupts in the CPSR, and to display the initial value on *LEDR*. Use address 0x10000 as the SP for supervisor mode; use address 0x20000 as the SP for IRQ mode. The value displayed on *LEDR* should be stored at a memory location labeled CURR_VALUE. Your code should continually read a value from this location and display it on *LEDR*. Comment your code.

Question 6 continued ...

b) [4 marks] Write the section of the SERVICE_IRQ subroutine to determine which device is interrupting. Your code should call the KEY_ISR subroutine if KEYS are triggering the interrupt, and behave appropriately otherwise. You will be asked to write the KEY_ISR subroutine in part (c).

SERVICE_IRQ: PUSH RO-R5, LR LDR R4, =MPCORE_GIC CPUIF LDR R5, [R4, #ICCIAR] // read the interrupt ID


// WRITE YOUR CODE HERE

EXIT_IRQ: STR R5, [R4, #ICCEOIR] POP RO-R5, LR SUBS PC, LR, #4


Question 6 continued ... c) [4 marks] Write the KEY_ISR subroutine. Be sure you use the stack to store the previous contents of any registers used in your subroutine.

Question 7 [7 Marks]

Consider the following state diagram for a finite state machine with inputs x and w, and output z. \oplus means exclusive-OR.



Using the state codes below, derive the next-state logic functions and the output logic function. Use Y_1 and Y_0 as the signal names for the next-state logic; use z as the output signal name. Use Karnaugh maps to minimize your logic functions, taking advantage of don't-cares if possible. Show your work; you can also use the next page.



Question 7 continued ...

 $Y_1 =$

 $Y_0 =$

z =

Question 8 [8 Marks]

You are to write an assembly-language subroutine that computes the n^{th} number in the Fibonacci sequence. The n^{th} Fibonacci number is computed as:

Fib(n) = Fib(n-1) + Fib(n-2)Note that Fib(0) = 0 and Fib(1) = 1. Your subroutine must be recursive. Equivalent C code for such a subroutine is shown below.

```
int FIBONACCI(int N)
{
    if (N < 2)
        return N;
    else
        return FIBONACCI(N - 1) + FIBONACCI(N - 2);
}</pre>
```

You need to provide a main program that calls your FIBONACCI subroutine. The value of the argument N should be loaded from a memory location with label N, and passed to your subroutine. You can assume that N > 1. A skeleton has been provided for you to fill in.

```
.data
 N: .word 10
   .text
   LOR RY, =N
LOR RY, =N
LOR RX, [RY] +1 (oad N from men
 _start:
   MOV RI, 40
  BZ FIBONACCI +1 USE
                              BL
END: BEND
                            RI
             11 return un
 FIBONACCI:
   PUSH ZRO, LR3 +1 PUSh
  mov 12, RO
CMP 12, #2 +1 condution return: POP $ 10, 100]
                                           +1 pop
+1 return
   BLT return
   SUB 00, 00, #1
   BL FIBONACCI
   ADD 21, 22
                         14
   50B 10, RO, #1
                              re cur sum
   BZ FIBONACCI
                           +1
   ADD RILRZ
```

Question 9 [16 Marks]

Consider the following ARM assembly language program:

```
.text
    .global _start
start:
   MOV R0, #0xFF
   MOV R1, #-1
   MOV R6, #0x8F000000
   LDR R7, =LIST
   LDR R8, [R7,#8]
    ADD R7, R7, #4
   LDR R9, =RESULT
    LDR SP, =0x20000
    BL FUNC1
    STR R6, [R7]
END: B END
FUNC1:
    PUSH {R6, R7, R8, LR}
    LSL R2, R0, #4
    EOR R3, R2, R1
   ASR R1, R6, #3
    BL FUNC2
    POP {R6,R7,R8,PC}
FUNC2:
   PUSH {R2,R3,R9,LR}
THIS: ADD R2, R2, R3
   POP {R2,R3,R9,PC}
LIST: .word -2, -3, -4, -5, 3, 4
RESULT: .word 0
.end
```

Fill in the table on the following page to indicate the contents of the stack when the instruction at label "THIS" executes. The table may contain more rows than needed. The last row is partially completed for you. Be sure to clearly specify the full hexadecimal value for each entry in the "Data" column. Also, give the name of the register each value corresponds to when it was pushed to the stack. Assume the first instruction of this program is stored at memory address 0x00000000.

+1 r +1	nark for d mark for e	egister name	
7.	Memory Address	Data (in hex)	Register name
	DXDOIFFEO	OxOOOOOFFO	PZ
	0×001FFE4	OXFFFFFOOF	R3
	0x6001FFE8	0x06600068	R9
	Jx0001FFEC	0x0000040	LR
	JXOOOIFFFD	0x8F000000	Ra
	Ox OOD I FFFY	0x00000054	R7
	0×9901FFF8	DXFFFFFFFC	R8
	DX6001FFFC	Dx 90099924	LR
	0x00020000		

Question 10 [10 Marks] 2 marks each Short answer:

(a) Why is the CPSR saved when an interrupt occurs?

so that the flags & mode can be restered when the ISK finishes

(b) If the following instruction is executed: CMP R1, R2 with R1 = 0xFFFF0000 and R2 = 0x00010000, what will be the values of the flags (C, V, N, Z) in the CPSR.

C = 1, V = 0, N = 1, Z = 0

(c) Why is BL used to branch to a subroutine instead B?

need to save motivation to return to en link register

(d) Consider the following short program (the first instruction is at memory address 0x0):

_start: MOV R1, #0 ADD R1, R1, #1 MOV R15, #4

executes an infinite loop of ADD & MOV What does this program do?

(e) Prior to learning ARM assembly, we introduced a simple processor in lecture. This processor has 6-bit instructions and 4 registers. Give one reason this processor has fewer registers than the ARM processor.

instructions are norrower so don't have enough bits for more registers

This page has been left blank intentionally. You may use it for answers to any questions.