Question 1 8 pts

Consider the following C-like code to search a linked list

You are given the following code:

```
int* search_linked_list(int *node, int x) {
  while (node != NULL) {
    if (node->data == x)
      return node;
    node = node->next;
  }
  return -1;
}
```

```
.data
LIST: .word 1, NEXT1
NEXT1: .word 2, NEXT2
NEXT2: .word 3, NEXT3
NEXT3: .word 6, -1
.text
.global _start
_start:
LDR SP, =0x20000
LDR R0, =LIST
MOV R1, #6 // value searching for
BL SEARCH_LIST
END: B END
```

Implement the SEARCH_LIST subroutine. If the search value is found, you should return the address of the node containing that value in R0; if the value is not found, -1 should be returned in R0. An example linked list is given in the .data section. Your code should work for linked lists of arbitrary lengths. Each node in the linked list consists of word sized piece of data and a pointer to the next node in the list. The last node in the list will have its next pointer be -1 (consider this as NULL).

Consider the following code that performs a Binary Search (you are given both the C-like version and the assembly version):


```
int BinarySearch(int arr ☐, int L, int R, int x) {
   if (R >= L) {
    int mid = L + (R-L)/2;
    if (arr [mid] == x) return mid;
    if (arr [mid] > x) return BinarySearch(arr, L, mid-1, x);
    return BinarySearch(arr, mid+1, R, x);
}
return -1; // element not present in array
}
```

```
.text
_slobal_stort
_stort:
LDR SP, =0x20000
LDR R0, =ARR
MOW R1, #0 // Left
LDR R4, =52ZE
LDR R4, R2 // Right
MOW R3, #0 // Left
LDR R4, S2ZE
LDR R4, R2 // Volue searching for
MOW R5, #0x4A
MOW R6, #0x8B
MOW R7, #0x6C
CALLI: BL EnnaySearch
END: B END
BinarySearch:
PUSH (RS-R7, LR)
OP R2, R1
BGE FIND_MCD
MOW R0, #-1
B RETURN
FIND_MCD:
SUB R5, R2, R1
LDS R6, R5, R2
ADD R5, R5, R1
ADD R5, R5, R2
ADD R6, R6, R0
LDR R7, R83
BGT SEARCH_LEGHT
HERE: MOW R0, R5
B RETURN
SEARCH_LEGHT
METERS
SUB R2, R7, #1
ADD R1, R5, #1
CALLI: BL EtnarySearch
B RETURN
SEARCH_LEGHT
ADD R1, R5, #1
ADD R1, R5, #1
ADD R2, R5, #1
ADD R3, R5, #1
ADD R3, R5, #1
ADD R4, R5, #1
ADD R5, R5, #1
ADD R6, R6, R0
B RETURN
SEARCH_LEGHT
HERE: MOW R0, R5
B RETURN
SEARCH_LEGHT
ADD R1, R5, #1
ADD R2, R7, PC)

.data
ARR: word 1, 2, 3, 4, 7, 9, 10, 12, 14
SIZE: word 9
```

Using the provided data section (above), show the contents of the stack when you reach the instruction labelled: "HERE". Assume the address of the instruction labelled CALL1 is 0x00000028, the address of instruction labelled CALL2 is 0x00000074, and CALL3 is 0x00000080. Labels have been bolded for your convenience.

Please format your answer similar to this picture. Be sure to clearly indicate what the value of SP at instruction labelled "HERE" is.



Answer

SP 0x0001FFE0 --> 0x00000004 0x00000007 0x00000078 0x0000000AA 0x0000000BB 0x0000000CC 0x00000002C

0x00020000 --> Unknown




Consider the following code that performs a Binary Search (you are given both the C-like version and the assembly version):

```
int BinarySearch(int arr[], int L, int R, int x) {
   if (R >= L) {
      int mid = L + (R-L)/2;
      if (arr[mid] == x) return mid;
      if (arr[mid] > x) return BinarySearch(arr, L, mid-1, x);
      return BinarySearch(arr, mid+1, R, x);
   }
   return -1; // element not present in array
}
```

```
.text
.global_start
.tant:
LDR SP, -0x20000
LDR R0, -0x2000
LDR R0, -0x2000
MOV R1, 80 // Light
MOV R1, 80 // Light
MOV R3, 80 // Column searching for
MOV R5, 80 -00
MOV R6, 80 -00
MOV R7, 80 -00
MOV R8, -00
MOV
```

Using the provided data section (above), show the contents of the stack when you reach the instruction labelled: "HERE". Assume the address of the instruction labelled CALL1 is 0x00000028, the address of instruction labelled CALL2 is 0x00000074, and CALL3 is 0x00000080. Labels have been bolded for your convenience.

Please format your answer similar to this picture. Be sure to clearly indicate what the value of SP at instruction labelled "HERE" is.



Answer

SP 0x0001FFE0 --> 0x00000004 0x00000007 0x000000084 0x0000000DD 0x0000000EE 0x0000000FF 0x00000002C

0x00020000 --> Unknown

Question 3 10 pts

A) Draw a circuit that has 4 D Flip-Flops with outputs Q3, ... Q0 and inputs Load, Rotate, N, D3, ... D0, clock and resetn that functions as a circular shift register (performs a rotate operation). Your circuit should have the following functionality:

- . If Load = 1, all bits of the register are loaded in parallel with a value D3-D0.
- If Load = 0 and Rotate = 0, the register is rotated right by a specific number of bits (in one clock cycle). If N = 0, the register is rotated 1 bit. If N = 1, the register is rotated 2 bits.
- If Load = 0 and Rotate = 1, the register is rotated left by a specific number of bits (in one clock cycle). If N = 0, the register is rotated 1 bit. If N = 1, the register is rotated 2 bits.

You can use flip flops, multiplexers and any gates you wish to implement your circuit. The register should also have an asynchronous active low reset.

B) Write the Verilog to implement your circuit design. Implement two modules: one that implements a single bit in the register and a top-level module (RotateReg) that implements the 4 bit register. Your answer must be written using hierarchical Verilog.


You are provided with the following D Flip-Flop module so you do not need to write it yourself:

```
module D_Flip_Flop (data, clk, resetn, q);
input data, clk, resetn;
output reg q;

always @ (posedge clk) begin
if (resetn == 0)
q <= 1'b0;
else
q <= data;
end
endmodule
```

Your top-level module should begin as follows:

```
module RotateReg(Load, Rotate, N, D, clock, resetn, Q);
input Load, Rotate, clock, resetn, N;
input [3:0] D;
output [3:0] Q;
```



B)

```
module RotateReg(Load, Rotate, N, D, clock, resetn, Q);
    input Load, Rotate, clock, resetn, N; input [3:0] D;
    output [3:0] Q;
    RotateBit bit3(Load, Rotate, N, D[3], clock, resetn, Q[3], {Q[0], Q[1]}, {Q[2], Q[1]}); RotateBit bit2(Load, Rotate, N, D[2], clock, resetn, Q[2], {Q[3], Q[0]}, {Q[1], Q[0]}); RotateBit bit1(Load, Rotate, N, D[1], clock, resetn, Q[1], {Q[2], Q[3]}, {Q[0], Q[3]}); RotateBit bit0(Load, Rotate, N, D[0], clock, resetn, Q[0], {Q[1], Q[2]}, {Q[3], Q[2]});
endmodule
module RotateBit(Load, Rotate, N, D, clock, resetn, Q, R, L);
    input Load, Rotate, clock, resetn, N, D;
    input [1:0] R, L;
    output Q;
    wire w1, w2, w3, w4;
    D_Flip_Flop dff(w4, clock, resetn, Q);
    always @ (*) begin
       if (N==1'b0) begin
            w1 = R[0];
            w2 = L[0]:
       end
       else
          w1 = R[1];
          w2 = L[1];
       end
    end
    assign w3 = Rotate ? w1 : w2;
    assign w4 = Load ? w3 : D;
endmodule
```

Question 4 A





You have purchased a new ARM-based system that includes an analog to digital converter (ADC) I/O device. The ADC takes multiple analog inputs (called channels) and converts the analog input to a 12-bit digital value that can be read by the processor. The memory mapped interface

Address 0xEE201000

Address 0xFF201004

Bits 31-6		5	4	3	2-0	
unused	1	D	Go	Channe select		
Bits 31-16	15-4			3-0		
unused	Converted Data		unused			

- . The "D" bit is set to 1 by the ADC when it is Done converting the signal.
- . The programmer writes to the "Channel select" bits to select one of 8 channels to convert.
- The programmer writes a 1 to the "Go" bit to start the conversion.
- The digital value for the selected channel is available in the "Converted Data" bits when the "D" bit is set to one. The programmer should write a 1 to the D bit to clear the D bit.
- . The "I" bit is used to enable interrupts. Setting I to 0 will disable interrupts.

Using Polled I/O, write a program that loops through the 8 channels starting with channel 0 and reads the digital values. Each converted value should be stored in an array of halfwords in memory indexed by the channel ID. Once all 8 channels have been read, the program should start converting again at channel 0 and will overwrite the old channel 0 data in the CONVERTED_DATA array. The array is declared and initialized to

CONVERTED_DATA: .hword 0, 0, 0, 0, 0, 0, 0

Answer

```
.global _start
_start:
        LDR R0, =0xEE201000
        LDR R1, =CONVERTED_DATA
        MOV R2, #0 // channel number
LOOP: MOV R3, R2
      ORR R3, R3, #8 // to set Go bit
          STR R3, [R0]
POLL: LDR R4, [R0]
      AND R4, R4, #16
          CMP R4, #0 // check done bit
          BEQ POLL
          STR R4, [R0] // clear done bit
          LDR R5, [R0, #4] //Load converted data
          LSR R5, R5, #4
          LSL R6, R2, #1 // offset to store halfword
          ADD R6, R6, R1 // add offset to base addr
          STRH R5, [R6] // store data
          ADD R2, R2, #1 // increment channel
          CMP R2, #8
          BLT LOOP
          MOV R2, #0
          B LOOP
```



You have purchased a new ARM-based system that includes an analog to digital converter (ADC) I/O device. The ADC takes multiple analog inputs (called channels) and converts the analog input to a 12-bit digital value that can

Address 0xCE201000

Bits 31-6	5-3	2	1	0			
unused	Channel select	D	Go				
Bits 31-20	19-0						
Converted Data	unused	unused					

Address 0xCE201004

- The "D" bit is set to 1 by the ADC when it is Done converting the signal
- The programmer writes to the "Channel select" bits to select one of 8 channels to convert

 The programmer writes a 1 to the "Go" bit to start the conversion.
- The digital value for the selected channel is available in the "Converted Data" bits when the "D" bit is set to one. The programmer should write a 1 to the D bit to clear the D bit
- . The "I" bit is used to enable interrupts. Setting I to 0 will disable interrupts.

Using Polled I/O, write a program that loops through the 8 channels starting with channel 0 and reads the digital values. Each converted value should be stored in an array of halfwords in memory indexed by the channel ID. Once all 8 channels have been read, the program should start converting again at channel 0 and will overwrite the old channel 0 data in the CONVERTED DATA array. The array is declared and initialized to zero as follows

.data CONVERTED_DATA: .hword 0, 0, 0, 0, 0, 0, 0, 0



global _start

start:

LDR R0, =0xCE201000 LDR R1, =CONVERTED_DATA MOV R2, #0 // channel number

LOOP: MOV R3, R2 LSL R3, R3, #3 ORR R3, R3, #1 // set go bit STR R3, [R0]

POLL: LDR R4, [R0] AND R4, R4, #2 CMP R4, #0 // check done bit **BEQ POLL**

> STR R4, [R0] // clear done bit LDRH R5, [R0, #6] // Load converted data LSR R5, R5, #4 LSL R6, R2, #1 // offset to store halfword ADD R6, R6, R1 // add offset to base addr STRH R5, [R6] // store data ADD R2, R2, #1 // increment channel CMP R2, #8 **BLT LOOP** MOV R2, #0 **BLOOP**



You are to write an ARM assembly language program that computes the length of the longest sequence of even integers in an array. For example, in the array: 2,1,4,6,8,7, the longest sequence of even integers is 3, owing to the sequence 4,6,8. Your program should put the result in register R0. The array is at a memory address with label LIST; the number of array elements is at a memory address with label N. You may assume all integers are positive and that N is greater than or equal to 1. A suggestion: write out C or pseudo code for the algorithm first. Starter code is as follows:

```
.data
LIST:
    .word 2,1,4,6,8,7
N:
    .word 6

.text
    .global _start
_start:
```



```
int LIST[] = \{2,1,4,6,8,7\};
int N = 6;
int findLongestEven(int *list, int n) {
 int longest = 0; //20
 int current = 0; // RZ
int *item = list; // Kl
 int i; p3
for (i = n; i > 0; i--) {
   val = val & 0x1;
   if (val == 1) { // odd number
     current = 0:
   else { // even number
     current++;
     if (current > longest)
       longest = current;
   item++;
                    1 .data
 return longest;
                     2 LIST:
                    3
                         .word 2,1,4,6,8,7
                    4 N:
                    5
                         .word 6
                    6
                    7 .text
                    8 .global _start
                    9 _start:
                           MOV R0,#0 // longest initially 0
                   10
                   11
                           LDR R1, =LIST
                   12
                          MOV R2,#0 // current count of even sequence
                   13
                           LDR R3, =N
                   14
                           LDR R3, [R3] // R3 <= N
                   15 LOOP:
                           CMP R3, #0 // check if the for loop is done
                   16
                    17
                           BEQ END
                    18
                           LDR R4, [R1] // load a value from the LIST
                           AND R4, R4, #1 // AND the LSB of the value with 1
                   19
                           CMP R4, #1 // check if ODD
                   20
                           BEQ ODD // branch if ODD
                   21
                   22
                           ADD R2, R2, #1 // bump up the current count
                   23
                           CMP R2, R0 // see if current count is > MAX count
                   24
                           BLE NEXT
                   25
                           MOV RO, R2 // replace MAX count (we have a new MAX)
                   26
                   27 ODD:
                   28
                           MOV R2, #0 // reset current count
                   29 NEXT:
                   30
                           ADD R1, R1, #4 // increment array pointer
                   31
                           SUB R3, R3, #1 // decrement N
                           B LOOP
                   32
                    33 END:
                    34
                           B END
                   35
```



You are to write an ARM assembly language program that computes the length of the longest sequence of strictly ascending integers in an array. For example, in the array: 2,1,4,6,8,7, the longest sequence of ascending integers is 4, owing to the sequence 1,4,6,8. Your program should put the result in register RO. The array is at a memory address with label LIST; the number of array elements is at a memory address with label N. You may assume that N is greater than or equal to

1. A suggestion: write out C or pseudo code for the algorithm first. Starter code is as follows:

```
.data
LIST:
    .word 2,1,4,6,8,7
N:
    .word 6

.text
    .global _start
    _start:
```




```
File Edit Options Buffers Tools C Help
include <stdio.h>
int LIST[] = \{2,1,4,6,8,7\};
int N = 6:
int findLongestAscending(int *list, int n) {
  int longest = 0; // 26
 int current = 0; //22
int previous = -1; //25
  int *item = list; // K
 int i; 23
for (i = n; i > 0; i--) {
    if (val <= previous) { // equal or decreasing
      current = 1;
    else { // increasing
      current++;
      if (current > longest)
        longest = current;
    previous = val;
    item++;
 }
  return longest;
```

```
1 data
2 LIST:
    .word 2,1,4,6,8,7
4 N:
5
    .word 6
7 .text
8 .global _start
9 _start:
       MOV RO,#0 // longest initially 0
10
       LDR R1, =LIST
11
12
       MOV R2,#0 // current count of ascending sequence length
13
       MVN R5,#0 // set R5 to -1 initially... R5 will hold the previous list value
14
       LDR R3, =N
15
       LDR R3, [R3] // R3 <= N
16 LOOP:
       CMP R3, #0 // check if the for loop is done
17
18
       BEQ END
       LDR R4, [R1] // load a value from the LIST
20
       CMP R4, R5 // compare it with R5 (the previous list value)
21
       BLE NONASCENDING
22
       ADD R2, R2, #1 // bump up the current count
23
       CMP R2, R0 // see if current count is > MAX count
24
       BLE NEXT
25
       MOV RO, R2 // replace MAX count (we have a new MAX)
26
       B NEXT
27 NONASCENDING:
28
       MOV R2, #1 // reset current count to 1 (as this is a new sequence)
29 NEXT:
30
       MOV R5, R4
31
       ADD R1, R1, #4 // increment array pointer
       SUB R3, R3, #1 // decrement N
32
33
       B LOOP
34 END:
35
       B END
36
```

QbA


Consider the following state diagram for an FSM with one input, w, and three outputs z_2 , z_1 , z_0 .



a) Give the state table corresponding to the state diagram. Use A,B,C,D to represent the states in your state table.


b) Using the state encoding below, give the logic functions for the next-state logic, as well as the outputs z_2 , z_1 , z_0 . Following the notation in the course text book, use Y_1, Y_0 to represent the next-state logic functions. Use K-maps to minimize the functions in SOP form.

tate C	Code y ₁ y ₀		
Α	00		
В	01		
C	11		
D	10		



Q6B

Consider the following state diagram for an FSM with one input, w, and three outputs z_2 , z_1 , z_0 .




a) Give the state table corresponding to the state diagram. Use A,B,C,D to represent the states in your state table.

b) Using the state encoding below, give the logic functions for the next-state logic, as well as the outputs z_2 , z_1 , z_0 . Following the notation in the course text book, use Y_1, Y_0 to represent the next-state logic functions. Use K-maps to minimize the functions in SOP form.


State coat	y ₁ y ₀
А	00
В	01
C	11
D	10

Q	6))		2 2 2
	Chr	next W=0	ا =در	2220
	A	B	D	101
	B	C	A	001
•			B	(18
		A		0 1
6	Curn 1	next W=0	w= \	227,20
	4140	4,40	4,40	
	A 00	0	00	00 (
	301		0	110
	DIO	∞	l l	1011
4	W 00 01	1 10	ر مرام	8001 11 10
	000	0/1	=0 1	991
(1 - W40	+ Wyo	10 - M	y, twy
2-	2-4190	+ 7170	// X /X	2 cant be
3	7 =41	2.	,= [11+90
	by in	Spectro	~ ~	
			7	



The waveform below represents a sequential circuit. The circuit consists of combinational logic and one bit of memory (i.e., one flip-flop). The output of the flip-flop is observable on the signal state. Output signal z is a function of a, b, and state.

Use the simulation waveforms below to determine what the circuit does and then write the logic expressions for z and for the next state value.



next state = State & b + state & a 2 = ab + ab + astate Q8A

Use Boolean algebra to prove the following:

$$\overline{ab + ac + bc} = \overline{a}\overline{b} + \overline{a}\overline{c} + \overline{b}\overline{c}$$

Show all your steps for full marks.

Q8) prove

$$ab + ac + bc = ab + ac + bc$$

LHS: Demogran's

 $ab (ac) (bc) = (a+b)(a+c) (b+c)$
 $= (a+ac+ba+bc) (b+c)$
 $= ab + ac + acb + ac + ba + bac$
 $+ bc + ac + acb + ba + bac$
 $+ ab + ac + acb + ba + bac$
 $+ ab + ac + acb + ba + bac$
 $+ ab + ac + acb + ba + bac$
 $+ ab + ac + acb + ba + bac$
 $+ ab + ac + acb + ba + bac$
 $+ ab + ac + acb + ba + bac$
 $+ ab + ac + acb + ba + bac$
 $+ ab + ac + acb + ac + acb + ba + bac$
 $+ ab + ac + acb + ac + acb + ba + bac$
 $+ ab + ac + acb + ac + acb + ba + bac$
 $+ ab + ac + acb + ac + acb + ba + bac$
 $+ ab + ac + acb + ac + acb + ac + acb + bac$



Consider the *majority* logic function: f=ab+ac+bc

- a) Use Boolean algebra to prove that: if a = b, then f = a.
- b) Use Boolean algebra to prove that: if a = b', then f = c. (Note that b' means (not b))
- c) Use Boolean algebra to prove that: $(a\oplus b)c+ab=f$

Show all your steps for full marks.

Q8)
$$f = ab + ac + bc$$

a) if $a = b$ then
 $f = a + ac + ab$
 $= ac + c + bc$
 $= ac$
b) ib $a = b$
 $f = bc + bc$
 $= bc + bc$
 $= c(b + b) = c$

c)
$$(a \oplus b) c + ab = f$$
 (prove)
 $(ab + ab) c + ab =$

$$abc + abc + ab =$$

$$a(bc+b) + b(ac+a) =$$


$$= a(c+b) + b(c+a) =$$


$$ac+ab+bc$$

$$ac+ab+bc$$



Consider the following logic circuit.







- a) Because of the AND, OR and not gates shown, certain combinations of the logic signals a,b,c can never occur. For example, since c is the inverted form of b, these two signals can never take on the same value. List the combinations of a,b,c that can never occur.
- b) Use a Karnaugh map to find the minimal sum-of-products form for function f (as given in the box in the figure), where the combinations from part (a) are treated as don't-cares. The function f should be represented in terms of a,b,c.

Q9B

Consider the following logic circuit.






- a) Because of the AND, EXOR and not gates shown, certain combinations of the logic signals a,b,c can never occur. For example, since c is the inverted form of b, these two signals can never take on the same value. List the combinations of a,b,c that can never occur.
- b) Use a Karnaugh map to find the minimal sum-of-products form for function f (as given in the box in the figure), where the combinations from part (a) are treated as don't-cares. The function f should be represented in terms of a,b,c.

Question 10 10 pts

Consider an ARM processor in a car that connects to memory-mapped devices that handle the airbag deployment in the event of a crash. For this question, you are to write an ARM program that uses interrupts to deploy the airbag in the event of a crash of sufficient intensity. The three relevant memory-mapped locations are shown below.

Interrupts are enabled by writing a 1 into the I bit shown. The 8-bit crash intensity threshold, Threshold, indicates the severity of crash required to cause an interrupt. Crashes below this intensity will not cause an interrupt. For this question, the threshold should be set to 128. When an interrupt occurs, the intensity of the crash causing the interrupt will be placed in the Intensity field. The interrupt can be cleared by a store (of any value) to the Intensity field. Finally, your interrupt service routine should deploy the airbag by storing a 1 in the $\bf D$ field.



a) Complete the code below to enable interrupts for the airbag deployment program. Set the stack pointer for SVC mode to 0x100000; set the stack pointer for IRQ mode to 0x200000. You may assume that the exception vector table has already been setup, and that a subroutine, CONFIG_GIC, exists to configure the GIC (generic interrupt controller).

```
.global _start
_start:
    // write your here code to setup the SPs

BL CONFIG_GIC // configure the ARM generic interrupt controller


// write your code here to enable interrupts for the airbag deployment devic
e and for the ARM
```

b) Assuming that the interrupt ID for the airbag device is 101 (in decimal), complete the code below for the IRQ_HANDLER subroutine. When the airbag interrupt is detected, your code should call a subroutine called AIRBAG_ISR. Your code should behave appropriately if an unknown interrupt occurs; specifically, your code should ignore the interrupt and return.

```
.global IRQ_HANDLER
IRQ_HANDLER:
    /* save R0-R3, because subroutines called from here might modify
      these registers without saving/restoring them. Save R4, R5
     because we modify them in this subroutine */
      PUSH {R0-R5, LR}
       /* Read the ICCIAR from the CPU interface */
       LDR R4. =MPCORE GTC CPUTE
      LDR R5, [R4, #ICCIAR]
                              // read the interrupt ID
AIRBAG_CHECK:
       // write your code here to call the AIRBAG_ISR as appropriate
EXIT_IRQ:
       /* Write to the End of Interrupt Register (ICCEOIR) */
       STR R5, [R4, #ICCEOIR]
       POP {R0-R5, LR}
       SUBS PC, LR, #4
                            // return from interrupt
```

c) Write code for the AIRBAG_ISR subroutine to deploy the airbag.

```
AIRBAG_ISR:
```



```
Part a)
       MOV R0, #0b10010 // IRQ MODE
       MSR CPSR, R0
       LDR SP,=0x200000 // SP FOR IRQ MODE
       MOV RO, #0b10011 // SVC MODE
       MSR CPSR, RO
       LDR SP,=0x100000 // SP FOR SVC MODE
       BL CONFIG GIC // EXISTING CODE
       LDR R0,=0xFFFEC800 // base address for airbag control
       MOV R1,#0b110000000 // set I = 1, set bit 7 to 1 so the threshold is 128.
       STR R1, [R0]
       MOV RO, #0b00010011 // enable interrupts in SVC mode
END:
       B END
Part b)
.global IRQ HANDLER
IRQ HANDLER:
    /* save R0-R3, because subroutines called from here might modify
       these registers without saving/restoring them. Save R4, R5
     because we modify them in this subroutine */
       PUSH {R0-R5, LR}
       /* Read the ICCIAR from the CPU interface */
       LDR R4, =MPCORE GIC CPUIF
       LDR R5, [R4, #ICCIAR] // read the interrupt ID
AIRBAG_CHECK:
       // write your code here to call the AIRBAG ISR as appropriate
       CMP R5, #101
       BNE EXIT IRQ
       B AIRBAG ISR
EXIT_IRQ:
       /* Write to the End of Interrupt Register (ICCEOIR) */
       STR R5, [R4, #ICCEOIR]
       POP {R0-R5, LR}
       SUBS PC, LR, #4
                            // return from interrupt
```

```
Part c)

AIRBAG_ISR:

LDR R0, =0xFFFEC900

LDR R1, =0xFFFEC800

LDR R2, [R1,#4] // load the intensity field

STR R2, [R1,#4] // clear the interrupt

CMP R2, #0b10000000 // compare intensity with 128

BLT EXIT_ISR // should never happen

MOV R3, #1

STR R3, [R0] // deploy the airbag

EXIT_ISR:

MOVE PC, LR
```